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ABSTRACT In this paper, we demonstrate an FPGA accelerated design of the computationally efficient
Symbol-Level Precoding (SLP) for high-throughput communication systems. The SLP technique recalcu-
lates optimal beam-forming vectors by solving a non-negative least squares (NNLS) problem per every
set of transmitted symbols. It exploits the advantages of constructive inter-user interference to minimize the
total transmitted power and increase service availability. The benefits of using SLP come with a substantially
increased computational load at a gateway. The FPGA design enables the SLP technique to perform in real-
time operation mode and provide a high symbol throughput for multiple receive terminals. We define the
SLP technique in a closed-form algorithmic expression and translate it to Hardware Description Language
(HDL) and build an optimized HDL core for an FPGA. We evaluate the FPGA resource occupation, which
is required for high throughput multiple-input-multiple-output (MIMO) systems with sizeable dimensions.
We describe the algorithmic code, the I/O ports mapping and the functional behavior of the HDL core.
We deploy the IP core to an actual FPGA unit and benchmark the energy efficiency performance of SLP.
Synthetic tests demonstrate a fair energy efficiency improvement of the proposed closed-form algorithm,
also compared to the best results obtained through MATLAB numerical simulations.
INDEX TERMS Convex programming, Field programmable gate arrays, Hardware resources, Multicast
communication, MIMO, Optimization, Precoding, Power minimization, Interference, Wireless channels
I. INTRODUCTION
PRECODING is an important technological enabler tofully exploit the full frequency reuse in the next iter-
ations of the modern wireless terrestrial [1] and multi-user
multi-beam satellite communications [2]. MIMO precoded
communications are also promissory to be applied in other
multi-channel interference scenarios such as in the case of
Very-high-bit-rate digital subscriber line (VDSL) [3] and
Powerline communications [4].
The conventional channel-based precoding techniques use
the knowledge of the Channel State Information (CSI) in
order to generate the transmitted precoded signals. The most
common channel-based strategies are Zero Forcing (ZF) and
the Minimal Means Square Error (MMSE) precoding meth-
ods [5]. These methods were further studied and extended in
the recent works [6], [7]. Advanced approaches, such as SLP,
use in addition to the CSI the knowledge of the transmitted
data symbols to each user to achieve more power efficient
signaling and service availability.
Precoding techniques are deployed at the gateway side and
introduce additional computational complexity on top of the
existing signal preprocessing algorithms. The increased com-
putational complexity involves defining and solving complex
optimization problems at the system’s symbol rate. Solving
optimization algorithms [8], [9] for large-scale problems
is not a trivial task in real-time operations and is a bar-
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rier to the implementation of SLP techniques. Numerous
studies have been conducted to address implementation and
demonstration of computational-complexity aware precoding
techniques. In [10] the closed-loop ZF precoding communi-
cations are demonstrated over-the-air satellite link showing
the practical application. In [11] it is demonstrated that SLP
design can be approached as ZF precoding with transmitted
symbols perturbations and in [12] authors devised a novel
closed-form solution to exploit constructive interference in
precoding by using a similar approach. In [13] authors pro-
posed another closed-form sub-optimal solution for power
minimizing SLP. At the same time, the SLP technique for
large-scale antenna arrays is shown in [14].
In [15] we described the computationally efficient SLP
technique, which optimizes the sum power of the precoded
signal per each set of the transmitted symbols. The theoretical
and experimental validations conducted in [16] showed that
the SLP technique improves the received signal-to-noise
ratio (SNR), service availability and energy efficiency of the
transmitter. In [17] we demonstrated a 2×2 MIMO precoded
real-time transmission system by making use of lookup tables
(LUTs) for storing SLP optimized symbol mapping. While
the use of the LUTs is an efficient solution for small systems
with few transmitters, the large sized LUTs are needed for
the large numbers of transmitters and receivers in the system.
The size of the LUTs increases as a function of MN for
M -th modulation order and N number of receiver terminals.
In [18] a real-time satellite precoded transmission hardware
demonstrator is presented, where a gateway has 6 transmit-
ting antennas and simultaneously serves 6 receiver terminals
with up to 32-APSK modulated signals. In this case, the
required size of LUTs would be more than 632 ≈ 7.95 ∗ 1024
elements. It is inefficient to implement and handle LUTs at
such a scale at a gateway.
In [19] we developed a novel closed-form solution of a
NNLS problem for the computationally efficient SLP. The
closed-form sub-optimal solution showed a very promising
trade-off of the SLP technique performance and processing
time when benchmarked against the conventional convex
optimization Fast NNLS algorithm [20]. Its computational
complexity is in the same order as one of ZF and does not
require additional linear algebra operations. Numerical tests
revealed a comparable processing time per set of symbols in
both ZF and the SLP techniques.
In this work we expand the computationally efficient SLP
design to operate in the real-time regime. We develop a
complete FPGA accelerated closed-form algorithm of the
SLP technique and optimize it for an actual model of an
FPGA silicon chip. For this, we use Vivado High-Level
Synthesis (HLS) to translate the algorithm into HDL core and
integrate the design into an FPGA. We estimate the resource
utilization and cycle period. We deploy the HDL core on an
actual FPGA board and benchmark its performance in terms
of energy efficiency and compare the results with numerical
estimations. We draw our conclusion based on the bench-
mark results and show that the closed-form solution fairly
improves energy efficiency of precoded communications and
utilizes a reasonable amount of FPGA resources.
Notation: Upper-case and lower-case bold-faced letters are
used to denote matrices and column vectors. The superscripts
(·)H , (·)† and (·)−1 represents Hermitian matrix, matrix
transpose and inverse operations. ‖·‖2 is the Euclidean norm,
| · | is an absolute value of a complex value. The real and
imaginary parts of a complex value are defined as Re(·)
and Im(·). The imaginary unit is denoted as ι2 = −1. The
operator (•) denotes element-wise vector multiplication.
II. COMPUTATIONALLY EFFICIENT SYMBOL-LEVEL
PRECODING
In [19] we benchmarked the symbols throughput of the pro-
posed SLP algorithm in MATLAB environment and achieved
over 200 kSymbols per second by running the closed-form
algorithm on a standard Intel Central processing unit (CPU).
It was shown, that the throughput is only 2 times slower
than the performance of the conventional ZF algorithm [5]
running on the same CPU. For comparison, by solving the
same optimization problem with Fast NNLS algorithm [21]
we could reach only around 5 kSymbols per second. For
multi-level constellations, a power minimization problem
cannot be solved using the Fast NNLS and more complicated
algorithms are required. In [15] we benchmarked the symbol
throughput of around 10 Symbols per second in case of
16-APSK modulation while running the optimization code
in the similar environment. On the other hand, the closed-
form SLP technique can be universally applied for single-
level and multi-level modulations. It is a good candidate for
a realistic real-time hardware implementation in a condition
of limited FPGA resources as the same code can be used for
multiple modulation types. The same algorithm is optimized
for single- and multi-level modulations and thus no additional
algorithm must be developed. We devise an FPGA accel-
erated design of the precoding technique. Towards a better
comprehension of the FPGA code design, in this section,
we cover the main implementation aspects of SLP and the
approximate closed-form solution.
A. SYSTEM MODEL
We consider a system model, which focuses on the forward
link of a multi-user multi-antenna wireless communication
system. We assume the full frequency reuse scenario, in
which all the antennas transmit in the same frequency and
time. The multi-user interference is mitigated using precod-
ing. We define the number of transmitting antenna as Nt and
the total number of receiver terminals as Nu in the coverage
area. In the specified MIMO channel model, the received
signal at the i-th terminal is given by yi = h
†
ix + ni, where
h†i is a 1×Nt vector representing the complex channel coef-
ficients between the i-th terminal and the Nt antennas of the
transmitter, x is defined as theNt×1 vector of the transmitted
symbols at a certain symbol period and ni is the independent
complex circular symmetric (c.c.s.) independent identically
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distributed (i.i.d) zero mean Additive White Gaussian Noise
(AWGN) measured at the i-th terminal’s receive antenna.
Looking at the concatenated formulation of the received
signal, which includes the whole set of receiver terminals,
the linear signal model is
y = Hx + n = HWs + n, (1)
where y = [y1, y2, . . . , yi] ∈ CNu×1, n = [n1, n2, . . . , ni] ∈
CNu×1, x ∈ CNt×1, and s ∈ CNu×1 and H =
[h†i ,h
†
i , . . . ,h
†
i ] ∈ CNu×Nt . In this scenario, we define a
precoding matrix W ∈ CNt×Nu which maps the information
symbols s into precoded symbols x. We consider the data
symbols s to be unit variance complex vectors |si| = 1 for
every i = 1, 2, . . . , Nu.
B. OPTIMIZATION PROBLEM DEFINITION
In this section, we define an optimization problem of the
computationally efficient SLP technique, which aims to min-
imize the sum power of the precoded symbols at the gateway
side. The technique is applicable on the M -th order phase-
shift keying (M -PSK) modulations. It reduces the sum power
of the precoded symbols by optimally increasing the ampli-
tudes of the initial data symbols to exploit the constructive in-
terference between at the receiver side. The method optimally
preserves constructive interference components to decrease
the total transmitted power at the transmitter side. The essen-
tial difference of the SLP technique from a linear precoding
method is the optimization vector u = [u1, u2, . . . , ui] ∈
CNu×1, which is recalculated for every set of symbols s to
construct the optimized precoded signal given by
x = W(Γ • s + u), (2)
where Γ = [Γ1,Γ2, . . . ,Γi] ∈ RNu×1 is per terminal SNR
requirements. The following formulation allows to split the
problem of constructing an optimal beamforming into two
independent tasks: channel orthogonalization and optimal
symbol mapping for energy efficiency. In this scenario, we
define the precoding matrix (W) as the Zero-Forcing linear
precoder:
WZF = Hˆ
†(HˆHˆ†)−1, (3)
where Hˆ is the channel matrix estimated from the channel
state information (CSI). We choose ZF for its properties to
orthogonalize the channel so that in the case of Hˆ = H
the received symbols are a summation of the transmitted
symbols, the optimization vector and Gaussian noise:
y = HWZF(Γ • s + u) + n = Γ • s + u + n. (4)
ZF is not an optimal precoder in a sense of energy efficiency
and there are more efficient techniques in the literature [22],
which provide better power and BER performance on a frame
basis. By using the ZF precoding matrix we guarantee to
meet the SNR constraints in the design of SLP and simplify
the precoder. The optimal symbol mapping we derive in the
following paragraphs.
In Fig. 1 we demonstrate an impact of the optimization
uk on a single complex data symbol si with unit power. The
optimization vector increases the absolute magnitude of the
symbol and keeps its phase in the fixed direction. In a case
of multi-level constellation we consider, that power of the
symbols, which are mapped to the external level, is |si| ≥ 1.
All the symbols on internal level with power |si| < 1 retain
their original position.
To avoid operations with complex numbers in the op-
timization problem we reformulate the input data to real-
defined values and keep the rest of the optimization problem
relevant. We replace the complex data symbols with equiv-
alent symbols s˜ ∈ RNu , where s˜i = 1 + ι0 for every i =
1, 2, . . . , Nu, by introducing the following transformation
Γ • s = Bs˜, (5)
where B is a diagonal matrix, where elements of the vector
Γ • s are its diagonal elements such as:
B =

Γ1s1 0 0 . . . 0
0 Γ2s2 0 . . . 0
0 0 Γ3s3 . . . 0
...
...
...
. . .
...
0 . . . 0 0 Γisi
 . (6)
We also replace the optimization vector u with a new vector
u˜ = [u˜1, u˜2, . . . , u˜i] ∈ RNu×1≥0 and rewrite the equation (2)
as
x = WZFB(s˜ + u˜). (7)
The new vector optimization u˜ can only acquire zero or
positive real values, which accommodates the objective to
increase the absolute magnitude and keep the phase fixed of
the data symbols received by the terminals while pushing
the sum power of the transmitted precoded symbols to its
minimum.
In a case of a single level M -PSK modulation, we define
the optimization problem to minimize the sum power of the
precoded symbols vector x as
min
u˜
‖x‖2
s. t. u˜i ≥ 0,
(8)
for all i = 1, 2, . . . , Nu.
By substituting (7) in (8) we get
min
u˜
‖Au˜− d‖2
s. t. u˜i ≥ 0,
(9)
where A = WZFB and d = −WZFBs˜. Finally, we trans-
form the objective function in (9) from the complex domain
to the real domain. In this case, we apply an equality between
the Euclidean norm of a complex vector z˜ = [z˜1, z˜2, . . . , z˜i]
and a real vector z = [z1, z2, . . . , zi], where z˜i = ai + ιbi
and zi = [ai, bi], to rewrite (9) as
min
u˜
‖A˜u˜− d˜‖2
s. t. u˜i ≥ 0,
(10)
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FIGURE 1. Symbol optimization of the proposed Symbol-Level Precoding.
where A˜ = [Re(A); Im(A)] ∈ R2Nt×Nu and d˜ =
[Re(d†), Im(d†)]†.
In a case where the symbols generated from the multi-level
amplitude and phase-shift keying (M -APSK) constellation,
we need to fix the symbols on the internal levels (u˜i = 0) and
optimize the symbols only on the external level by increasing
their absolute amplitude (u˜i ≥ 0). For this, we need to define
the optimization problem by constraining the external and
internal symbols separately as:
min
u˜
‖x‖2
s. t. u˜i ≥ 0, |si| ≥ 1,
u˜i = 0, |si| < 1.
(11)
We follow the same derivation steps as in the case ofM -PSK
modulation and get the following optimization expression:
min
u˜
‖A˜u˜− d˜‖2
s. t. u˜i ≥ 0, |si| ≥ 1,
u˜i = 0, |si| < 1.
(12)
We can see that the problem (10) is a subset of the more
general problem formulation (12).
The problem (10) is NNLS optimization problem. It can be
solved in different ways found in the literature [21], [23]. The
problem (12) can be solved by using CVX [24], [25]. After
the optimization vector u˜ is found, the gateway constructs the
precoded signal using the equation (7). If the optimal solution
is not found, then all the elements of u˜ are equal to zero. In
this case, the SLP technique is equivalent to the conventional
ZF precoding technique
x = WZFB(s˜ +7
0
u˜) = WZF(Γ • s). (13)
Thus, in the worst case scenario the proposed SLP technique
performs the same as the ZF precoding in terms of energy
efficiency and sum power rate.
C. APPROXIMATE CLOSED-FORM SOLUTION
In this section, we propose an approximate closed-form algo-
rithm to efficiently solve the optimization problem (10). The
throughput performance of the Fast NNLS algorithm is not
sufficient to operate in a real-time regime as we showed in
[19]. The more complex convex optimization solver demon-
strates even lower throughput [15], [26]. Instead, we devise a
Fast NNLS based closed-form optimization algorithm, which
gives a trade-off of lower power minimization and much
faster processing time.
The conventional Fast NNLS algorithm finds the optimal
regression coefficients through a number of iteration. In
every iteration it dynamically chooses and solves a subset of
quadratic equations from a complete set defined as
u˜ = (A˜†A˜)−1A˜†d˜. (14)
For Fast NNLS algorithm to converge the number of iteration
is not fixed and can reach up to Nu. In every iteration the
equation (14) is partially solved thought QR decomposition,
which asymptotic complexity alone is of O(Nt ×N2u).
We propose to substantially relax the complexity of the
optimization problem by the assumption that the regression
coefficients are mutually uncorrelated. In this case, the off-
diagonal elements of the matrix product (A˜†A˜) are equal to
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zero as
A˜†A˜ ≈

∑2Nt
j=1 A˜
2
j,1 . . . 0
...
. . .
...
0 . . .
∑2Nt
j=1 A˜
2
j,Nu
 . (15)
By inserting (15) into (14) we derive an approximate closed-
form solution for the optimization problem (10) as
u˜i =
1∑2Nt
j=1 A˜
2
j,i
2Nt∑
j=1
A˜j,id˜j ≥ 0, (16)
for each element i of the vector u˜. The solution of the
equation (16) must be equal or greater than zero and cannot
take negative values.
In order to solve (12) we extend (16) to differentiate
symbols from external and internal constellation layers as
u˜i =
{
1∑2Nt
j=1 A˜
2
j,i
∑2Nt
j=1 A˜j,id˜j ≥ 0 , |si| ≥ 1
0 , |si| < 1.
(17)
In the extended expression the solution must be equal to zero
for every symbol in internal layer |si| < 1. In this case
the internal constellation symbols are fixed to their original
position. The (17) can be also applied to solve the problem
(10), thus it is a complete solution for any type of PSK and
APSK modulations.
The approximate solution (17) is solved and considered as
converged in a single iteration contrary to the Fast NNLS.
The asymptotic complexity of the complete approximate
closed-form solution is ofO(Nt×Nu), which is considerably
less complex than Fast NNLS.
III. FPGA IMPLEMENTATION DESIGN
We use Vivado HLS to design the HDL core. Vivado HLS ac-
celerates IP creation by enabling C, C++ and System C spec-
ifications to be directly targeted into Xilinx programmable
devices without the need to manually create RTL. Thus,
in this section, we translate the computationally efficient
SLP technique to a pseudo-code and analyze its computa-
tional complexity. We optimize the core for Xilinx Kintex-
7 xc7k410TFFG-2 FPGA model. This particular model is
installed in a wide set of commercially available software
defined radios (SDR) by National Instruments, like NI USRP
(Universal Software Radio Peripheral) 2954R and FlexRIO
(Reconfigurable IO) 7976R.
A. ALGORITHM DESCRIPTION
For the convenience of the implementation analysis, we
rewrite the equation (16) as a pseudo-code algorithm (1).
The algorithm consists of only two for loops, where which
of them has a constant number of iterations, which allows
to design the FPGA core at the target symbol throughput.
The input arguments of the algorithm is the matrix A˜ and the
vector d˜. The output is a vector of the regression coefficients
u˜.
Algorithm 1 Approximate Closed-Form Solution Algorithm
1: Input: (A˜ ∈ R2Nt×Nu , d˜ ∈ RNt×1)
2: Output: u˜ ∈ RNu×1
3: for i = 1, 2, . . . , Nu do
4: a← 0
5: b← 0
6: for j = 1, 2, . . . , Nt do
7: a← a+ d˜jA˜j,i
8: b← b+ A˜2j,i
9: end for
10: u˜i ← a/b
11: if u˜i < 0 then
12: u˜i ← 0
13: end if
14: end for
Algorithm 2 Computationally Efficient SLP Algorithm
1: Input: (WZF ∈ RNt×Nu , s ∈ RNu×1)
2: Output: x ∈ RNt×1
3: for j = 1, 2, . . . , Nt do . Compute matrix A
4: for i = 1, 2, . . . , Nu do
5: Aj,i ←WZFj,isi
6: end for
7: end for
8: for j = 1, 2, . . . , Nt do . Build matrix A˜
9: for i = 1, 2, . . . , Nu do
10: A˜j,i ← Re(Aj,i)
11: A˜j+Nt,i ← Im(Aj,i)
12: end for
13: end for
14: for j = 1, 2, . . . , 2Nt do . Compute vector d˜
15: d˜i ← 0
16: for i = 1, 2, . . . , Nu do
17: d˜j ← d˜j + A˜j,i
18: end for
19: end for
20: u˜← Algorithm 1(A˜, (−d˜)) . Compute vector u˜
21: for i = 1, 2, . . . , Nu do
22: if |si| < 1 then . Eq. (17) condition
23: u˜i ← 0
24: end if
25: end for
26: for j = 1, 2, . . . , Nu do . Compute vector x
27: xj ← 0
28: for i = 1, 2, . . . , Nt do
29: xj ← xj +WZFj,isi +WZFj,iu˜i
30: end for
31: end for
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FIGURE 2. Core schematic symbol.
Finally, we derive the complete pseudo-code of the com-
putationally efficient SLP technique in Algorithm 2. The
input arguments of the algorithm is a Zero-Forcing precoding
matrix WZF, a vector of data symbols s. There is no a
dedicated input for the vector of SNR requirements Γ as
it can be directly incorporated into the matrix WZF. The
output is a vector of precoded symbols x. We implement
the condition check for multi-level modulation at the line
22 to fully implement the approximate closed-form solution
(17). Therefore, the described algorithm does not need a
configuration parameter to indicate the type of a symbol
modulation at the input.
B. HDL CORE I/O PORTS DESCRIPTION
The input and output (I/O) ports of the HDL core is presented
in Table 1. We designed the core using AXIS handshake for
the optimal data transfer towards and from the core. The input
port W receives a precomputed precoding matrix and has no
handshake signaling. The data on this port should be ready
before signaling to the port s_TREADY. The bit width of the
data ports depends on the bit width of the complex fixed-point
format (c_f_p).
The detailed format of the port W is described in Table 2.
The real and imaginary parts of each entry of the matrix WZF
are concatenated and are mapped to a vector in the order as
shown in the table. The entries of the matrix are concatenated
row by row so that the first row should start at the bit 0,
following by the second row and the last row should end at
the most significant bit (MSB).
The format of the port s_TDATA is described in Table 3.
The real and imaginary parts of each entry of the vector s
are concatenated and are mapped to a vector in the order
as shown in the table. The first entry starts at the bit 0,
following by the second entry and the last entry ends at the
most significant bit.
The format of the port x0_TDATA is described in Table 4.
The real part of the first symbol is placed at the bit 0. Its
imaginary part is appended after the real part. The rest of the
TABLE 1. HDL Core I/O Ports
Symbol I/O Width Name Description
ap_clk I 1 Primary
clock
Primary
system clock.
The system is
synchronous
and operates
at the rising
edge of this
clk signal.
W I c_f_p*Nt*Nu Precoding
matrix
Complex
values of the
Zero-Forcing
precoding
matrix
reshaped
to a vector.
s_TDATA I c_f_p*Nu Vector
of input
symbols
Complex val-
ues of the input
symbols.
s_TVALID I 1 AXIS
input
valid
Data input
valid. When
asserted the
data are valid
for input
on the port
s_TDATA.
s_TREADY O 1 AXIS
input
ready
Data input
ready. When
high the core
signals that the
port s_TDATA
is ready for
input.
x0_TDATA O c_f_p*Nu Vector
of
output
symbols
Complex val-
ues of the out-
put symbols.
x0_TVALID O 1 AXIS
output
valid
Data output
valid. When
high the core
signals that
the data are
valid for
output on port
x0_TDATA.
x0_TREADY I 1 AXIS
output
ready
Data output
ready. When
asserted the
data are ready
to output
on the port
s_TDATA.
TABLE 2. Data Port W Format
W[MSB downto 0]
Im(WZFNt,Nu ) Re(WZFNt,Nu ) . . . Im(WZF1,1) Re(WZF1,1)
TABLE 3. Data Port s_TDATA Format
s_TDATA[MSB downto 0]
Im(sNu ) Re(sNu ) . . . Im(s1) Re(s1)
symbols are concatenated in the same order until the MSB is
the imaginary part of the last symbol.
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FIGURE 3. Functional behavior of the control ports for the first 7 iteration cycles.
TABLE 4. Data Port x0_TDATA Format
x0_TDATA[MSB downto 0]
Im(xNu ) Re(xNu ) . . . Im(x1) Re(x1)
C. FUNCTIONAL BEHAVIOR DESCRIPTION
In Fig. 3 we see the complete flow of the core functional
behavior for multiple sets of symbols. In this demonstration,
we feed the port W of the core with an identity matrix
IN ∈ RN×N during all the cycles defined as
IN =

1 0 0 . . . 0
0 1 0 . . . 0
0 0 1 . . . 0
...
...
...
. . .
...
0 . . . 0 0 1
 . (18)
The core reads Nt × Nu elements of the matrix and a set of
Nu symbols in parallel in a single cycle. During the iteration
cycle 0 we feed the s_TDATA port with a vector of symbols
s1 = [0.7071 + 0.7071i, 0.7071 + 0.7071i, . . . , 0.7071 +
0.7071] ∈ CN and switch s_TVALID from low to high. At
the interval cycle 1 we switch s_TVALID back to low. We
feed the port s_TDATA with a new set of symbols s2 =
[−0.7071 − 0.7071i,−0.7071 − 0.7071i, . . . ,−0.7071 −
0.7071] ∈ CN and switch s_TVALID again from low to
high for the period of interval cycle 2. We can see, that the
port x0_TVALID switches from low to high during the same
iteration cycle. We can read the data on the port x0_TDATA.
At the interval cycle 4 we feed the port s_TDATA again
with the set of symbols s1. We can see, that the output
data corresponds to the input data delayed by 2 cycles as
x = INs1 at the cycle 2 and x = INs2 at the cycle 4. The
core produces output data every 2 cycles, which are delayed
by 2 cycles with respect to the corresponding input data.
TABLE 5. HDL Core Resource Occupation on Kintex-7 (xc7k410TFFG-2)
No of Beams DSP48E Slices LUT Cycles@Clock
2 16 479 216 2@166 MHz
6 72 2019 2488 2@166 MHz
12 288 9891 9938 2@166 MHz
16 512 11683 19010 2@166 MHz
20 800 21187 27602 2@166 MHz
Available 1540 508400 254200
D. FPGA RESOURCE AND TIMING PERFORMANCE
We define the complex fixed-point format as 16 signed bits
(C1.15) for the design of the HDL core. The format allocates
16 signed bits to real values and 16 bits to complex values,
which results in a total of 32 bits for a single complex value.
We target the HDL core to operate at the symbol rate of 83
MSymbols per second. The motivation behind the target is
the new symbols rates, which are considered in the DVB-
S2X standard [27]. We estimate the resource consumption by
the core design for a number of transmitting antennas and
receiver terminals N = Nt = Nu = 2, 6, 12, 16 and 20.
In Table 5 we see the numerical estimation of the FPGA re-
source utilization for a different number of beams. For all the
scenarios the core is optimized to operate at a 166 MHz clock
(≈ 6 ns per cycle) with a cycle interval 2. The clock allows to
operate at the 166 MHz/2 = 83 MSymbols per second sym-
bol rate per each receiver terminal. For the 20 transmitting
antennas and 20 receiver terminals case, the design utilizes
around 50 percent of the DSP blocks available at the given
FPGA model (xc7k410TFFG-2).
IV. NUMERICAL VALIDATION
In the numerical validation, we consider the MIMO system,
which has an equal number of the transmit and receive
antennas Nt = Nu = N . We accordingly generate a full
rank N × N MIMO channel matrix with a 2-norm matrix
condition number defined as
κ2(H) = ||H||2 · ||H−1||2. (19)
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FIGURE 4. Average total power of the precoded symbols calculated by ZF, the approximate close-form and Fast NNLS algorithms.
The matrix condition number corresponds to the ratio of
the largest singular value of that matrix to smallest singular
value. In the case of the MIMO system, the matrix condition
number describes the power imbalance in the channel [16].
We average the results over 50 channel matrices with defined
condition number. We benchmark the proposed approximate
closed-form, Fast NNLS, and CVX optimization algorithms
and measure the total average power of the precoded symbols
generated by the techniques in selected channel scenarios.
We set the SNR requirement to Γi = 1 for every i =
1, 2, . . . , Nu.
In Fig. 4 we can see the normalized total average power
of the approximate closed-form and Fast NNLS optimization
algorithms. The power of all the techniques is normalized
point by point in reference to the power of the precoded
symbols generated by ZF precoder. This way we can directly
compare the increase in the performance of the techniques
in the same conditions. The condition number of the channel
matrices used in the benchmarks is set as a function of 0.5N ,
1N and 3N . For example, for 20 antennas at the transmitter,
the condition number of all the 20 × 20 channel matrices
is 10, 20 and 60 accordingly. It is evident that the sum
power minimization results are better for channel matrices
with larger condition numbers. The approximate closed-form
algorithm performs very closely to the full solution of Fast
NNLS up to certain dimensions of the channel matrices. We
can see that the point where the Fast NNLS substantially
outperforms the proposed closed-form algorithm in each case
depends on the condition number of the channel matrices.
The lower the condition number the larger channel matrix
dimensions can be successfully handled by the closed-form
algorithm. It is also evident, that with a greater condition
number of the channel matrices we achieve larger power
reduction for both algorithms.
The approximate closed-form algorithm demonstrates a
fair performance than benchmarked against the full Fast
NNLS solution. It is evident that the condition number of
the channel matrix used in the optimization has an important
influence on the demonstrated results of both benchmarked
algorithms. The greater condition number gives better power
minimization results in both techniques, but at the same time,
the approximate closed-form solution can not efficiently han-
dle the large dimensions of the channel matrices with large
condition numbers. The issue of a high condition number can
be addressed through channel aware user scheduling as in
[28]. In this way, we can always select channels, which have
plausible condition numbers for the approximate closed-form
algorithm to operate with its best performance.
V. EXPERIMENTAL VALIDATION
In this section, we benchmark the performance of Algo-
rithm 2 implemented on the HDL core and deployed on
an actual FPGA against the same algorithm running in a
MATLAB environment. The HDL core is implemented using
fixed-point arithmetic, while MATLAB is running in a float-
point precision mode. We estimate the difference of the
arithmetic precision implementations.
In Fig. 5 we show the block diagram of the conducted
benchmark. We benchmark energy efficiency (EE) of the pre-
sented SLP technique implemented on FPGA and in MAT-
LAB. In MATLAB we generate data bits, a channel matrix
H, a precoding matrix W and modulated data symbols s.
We generate a Nt × Nu channel matrix with a specific 2-
norm matrix condition number.
The MATLAB calculates precoded symbols x1 using the
ZF or the computationally efficient SLP implemented with
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FIGURE 5. Schematic block diagram of the benchmark of the SLP implementation.
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FIGURE 6. Energy efficiency curves of 8-PSK for FPGA implementation of FPGA SLP compared to ZF, NNLS SLP and CF SLP on MATLAB.
MATLAB CVX (CVX SLP), Fast NNLS (NNLS SLP) and
the approximate closed-form (CF SLP) optimization algo-
rithms. At the same time, MATLAB transfers the same set
of the generated symbols with the precoding matrix to the
FPGA node, which runs the HDL core to calculate precoded
symbols x2 using the approximate closed-form algorithm
(FPGA SLP). The two versions x1 and x2 of the precoded
symbols are multiplied by the channel matrix and mixed
with the AWGN noise. MATLAB demodulates the resulting
signals and calculates BER scores. Finally, we calculate EE
as
EE(Eb/N0) =
log2(M)(1− BER(Eb/N0))
‖xnorm‖2 , (20)
where ‖xnorm‖2 is the normalized average sum power of the
precoded symbols and Eb/N0 = 10 log10(
1
3σ2 ) is the energy
per bit to noise power spectral density ratio.
In Fig. 6 we can see the energy efficiency curves as a
function of Eb/N0 of the ZF, NNLS SLP and CF SLP
algorithms running in MATLAB and on FPGA. We generate
Gray mapped M -PSK modulation symbols and average the
benchmarks over 50 iterations of Nt = Nu = 6 channel
matrix with a condition number (κ2(H)) fixed to 18. The
difference between the performance of the Fast NNLS and
the CF algorithms running on MATLAB is around 2.5 dB
due to the approximation method used in the closed-form
solution. We also observe an additional 1 dB difference
between the MATLAB and FPGA implementations of the CF
algorithm due to losses in fixed-point arithmetic.
In Fig. 7 we demonstrate energy efficiency benchmarks
as a function of Eb/N0 of the ZF, CVX SLP and CF SLP
algorithms running in MATLAB and on FPGA. We gener-
ate symbols with 16-APSK constellation with constellation
radius ratio γ = 3.15 and average the benchmarks over 10
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FIGURE 7. Energy efficiency curves of 16-APSK (γ = 3.15) for FPGA implementation of FPGA SLP compared to ZF, CVX SLP and CF SLP on MATLAB.
iterations of Nt = Nu = 6 channel matrix with a condition
number κ2(H) = 18. In this case, we observe that the CVX
optimization is 1 dB more efficient than the CF algorithm in
the MATLAB environment. But as we previously discussed
and demonstrated in [15] CVX has much lower symbol
throughput than the CF algorithm and ZF. The FPGA and
MATLAB implementations of the CF algorithm demonstrate
similar results of an additional 1 dB performance difference
due to losses in fixed-point arithmetic.
The CF algorithm designed for FPGAs delivers consid-
erably improved energy efficiency when compared to ZF
in all the benchmarks. The Fast NNLS and CVX solutions
are shown to outperform the CF algorithm, but they are
not designed to run in real-time on an FPGA. The FPGA
implementation operates at a high symbol throughput but has
an additional energy efficiency loss of 1 dB due to losses
in fixed-point arithmetic. This drawback can be addressed if
we choose to increase the number of bits in the fixed-point
arithmetic at the cost of extra FPGA resources.
VI. CONCLUSION
In this paper, we devised an FPGA accelerated design of the
energy and computationally efficient symbol-level precoding
operating on a real-time operation mode, the first such case to
our knowledge. We successfully deployed and validated the
design on an actual FPGA platform.
We developed an approximate closed-form solution and
showed that it can fairly improve energy efficiency in com-
parison to the conventional optimization algorithms. The
performance of the proposed algorithm was shown to be
sensitive towards a condition number of the channel matrix.
Therefore, a channel aware user scheduling must be applied
together with the proposed technique.
We describe the algorithmic code, the I/O ports mapping
and the functional behavior of the FPGA design. We op-
timized the design of the HDL core to operate at up to
83 MSymbols per second throughput per each receiver ter-
minal with up to 20 simultaneously operating terminal units
while utilizing a reasonable amount of the FPGA resources.
The achieved symbol throughput is considered for the DVB-
S2X standard [27] communications. The designed HDL core
universally supports single- and multi-level symbol modula-
tions with fixed-phase optimization. It can directly operate
with any M -PSK and M -APSK constellation and does not
need to reconfigure. The approximate closed-form algorithm,
which we developed for the FPGA design, demonstrated a
2 dB loss of energy efficiency during the conducted bench-
marks against conventional Fast NNLS and CVX optimiza-
tion algorithms. We also measured an additional 1 dB loss of
energy efficiency of the approximate closed-form algorithm
when deployed on an actual FPGA platform. This can be
addressed with an increased precision of the fixed-point
implementation at the expense of FPGA resources.
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